Hardware Accelerator Design by Using RT-Level Power Optimization Techniques on FPGA for Future AI Mobile Applications

Spremljeno u:

Bibliografski detalji
Izdano u:	Electronics vol. 14, no. 16 (2025), p. 3317-3329
Glavni autor:	Achyuth, Gundrapally
Daljnji autori:	Shah, Yatrik Ashish, Vemuri, Sai Manohar, Choi Kyuwon (Ken)
Izdano:	MDPI AG
Teme:	Xilinx Inc Electric vehicles Applications programs Optimization techniques Artificial neural networks Optimization Mobile computing Mathematical functions Power management Unmanned aerial vehicles Field programmable gate arrays Object recognition Python Real time Constraints Surveillance systems Design techniques Efficiency
Online pristup:	Citation/Abstract Full Text + Graphics Full Text - PDF
Oznake:	Dodaj oznaku Bez oznaka, Budi prvi tko označuje ovaj zapis!

Budi prvi tko komentira!