Hardware Accelerator Design by Using RT-Level Power Optimization Techniques on FPGA for Future AI Mobile Applications

Na minha lista:

Detalhes bibliográficos
Publicado no:	Electronics vol. 14, no. 16 (2025), p. 3317-3329
Autor principal:	Achyuth, Gundrapally
Outros Autores:	Shah, Yatrik Ashish, Vemuri, Sai Manohar, Choi Kyuwon (Ken)
Publicado em:	MDPI AG
Assuntos:	Xilinx Inc Electric vehicles Applications programs Optimization techniques Artificial neural networks Optimization Mobile computing Mathematical functions Power management Unmanned aerial vehicles Field programmable gate arrays Object recognition Python Real time Constraints Surveillance systems Design techniques Efficiency
Acesso em linha:	Citation/Abstract Full Text + Graphics Full Text - PDF
Tags:	Adicionar Tag Sem tags, seja o primeiro a adicionar uma tag!

Seja o primeiro a partilhar um comentário!